. | . |
Researchers use hardware to accelerate core-to-core on-chip communication by Staff Writers Raleigh NC (SPX) Sep 07, 2016
Researchers from North Carolina State University and the Intel Corporation have developed a new way to significantly accelerate core-to-core communication. Their advance relies on hardware to coordinate efforts between cores for multiprocessor operations. Many computer functions require multiple processors, or cores, to work together in a coordinated way. Currently, this coordination is achieved by sending and receiving software commands between cores. But this requires cores to read and execute the software, which takes time. Now researchers have developed a chip design that replaces the software instructions with built-in hardware that coordinates communication between cores, accelerating the process. "This approach, called the core-to-core communication acceleration framework (CAF), improves communication performance by two to 12 times," says Yan Solihin, a professor of electrical and computer engineering at NC State and co-author of a paper on the work. "In other words, the execution times - from start to finish - are twice as fast or faster." The key to the CAF design is a queue management device (QMD), which is a small device attached to the processor network on a chip. The QMD is capable of simple computational functions and effectively keeps track of communication requests between cores without having to rely on software routines. The researchers have also found that, because it can perform basic computation, the QMD can be used to aggregate data from multiple cores - expediting some basic computational functions by as much as 15 percent. "We are now looking at developing other on-chip devices that could accelerate more multi-core computations," Solihin says. The paper, "CAF: Core to Core Communication Acceleration Framework," will be presented at the 25th Annual Conference on Parallel Architectures and Compilation Techniques, being held Sept. 11 to 15 in Haifa, Israel. Lead author of the paper is Yipeng Wang, a former Ph.D. student at NC State. The paper was co-authored by Ren Wang, Andrew Herdrich and James Tsai of Intel Corporation.
Related Links North Carolina State University Computer Chip Architecture, Technology and Manufacture Nano Technology News From SpaceMart.com
|
|
The content herein, unless otherwise known to be public domain, are Copyright 1995-2024 - Space Media Network. All websites are published in Australia and are solely subject to Australian law and governed by Fair Use principals for news reporting and research purposes. AFP, UPI and IANS news wire stories are copyright Agence France-Presse, United Press International and Indo-Asia News Service. ESA news reports are copyright European Space Agency. All NASA sourced material is public domain. Additional copyrights may apply in whole or part to other bona fide parties. All articles labeled "by Staff Writers" include reports supplied to Space Media Network by industry news wires, PR agencies, corporate press officers and the like. Such articles are individually curated and edited by Space Media Network staff on the basis of the report's information value to our industry and professional readership. Advertising does not imply endorsement, agreement or approval of any opinions, statements or information provided by Space Media Network on any Web page published or hosted by Space Media Network. General Data Protection Regulation (GDPR) Statement Our advertisers use various cookies and the like to deliver the best ad banner available at one time. All network advertising suppliers have GDPR policies (Legitimate Interest) that conform with EU regulations for data collection. By using our websites you consent to cookie based advertising. If you do not agree with this then you must stop using the websites from May 25, 2018. Privacy Statement. Additional information can be found here at About Us. |